Software Engineering Internship - HSSI Hardware Mo
Internship San Jose (Santa Clara County) Design / Civil engineering / Industrial engineering
Job description
Job Description
During your 4 months internship at Intel in the Programmable Solutions Group, you'll work on the forefront of FPGA technology in the team that create the Quartus II Device models for the latest generation FPGAs. You'll be working on the High Speed Serial Interface Device Modeling which enable Quartus II software to configure and time analyze the SERDES. You'll develop C++ code that analyze the RTL description of the HSSI and create an efficient database representation. You'll also create unit tests and system level tests that verify the representation is valid under all modes. You'll also develop utilities that will help in debugging the database in the event the verification step unveiled wrong modeling.
Requirements:
Experience with C++, Design Pattern, Python
Fast learner, excellent software skills, and hardware knowledge
Preferred: Verilog
Inside this Business Group
The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.
Posting Statement. Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.
Desired profile
C++, Python, Verilog